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1571 ABSTRACT 
An implantable automatic defibrillator includes sensors 
which are placed on or near the patient’s heart to detect 
electrical signals indicative of the physiology of the 
heart. The signals are digitally converted and stored 
into a FIFO region of a RAM by operation of a direct 
memory access (DMA) controller. The DMA control- 
ler operates transparently with respect to the micro- 
processor which is part of the defibrillator. The im- 
plantable defibrillator includes a telemetry communica- 
tions circuit for sending data outbound from the defib- 
rillator to an external device (either a patient controller 
or a physician’s console or other) and a receiver for 
sensing at least an externally generated patient ECG 
recording command signal. The patient recording com- 
mand signal is generated by the hand held patient con- 
troller. Upon detection of the patient ECG recording 
command, DMA copies the contents of the FIFO into a 
specific region of the RAM. 
6 Claims, 6 Drawing Figures 
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PATIENT ECG RECORDING CONTROL FOR AN 
AUTOMATIC IMPLANTABLE DEFIBRILLATOR 
The invention described herein was made in the per- 
formance of work under NASA Contract NDPR S- 
63742-B and is subject to the provisions of Section 305 
of the National Aeronautics and Space Act of 1958 (72 
Stat. 435; 42 U.S.C. 2457). 
BACKGROUND OF THE INVENTION 
This invention relates generally to a hand held, pa- 
tient actuated controller which commands an automatic 
implantable defibrillator to record electrocardiogram 
(ECG) signals representing the patient’s heart physiol- 
ogy recently detected over a predetermined time per- 
iod. 
Automatic defibrillators are implanted within pa- 
tients to monitor the electrical activity of the heart of 
the patient. The automatic defibrillator continuously 
monitors the heart’s activity and determines whether 
certain arrhythmic events occur, e.g., ventricular fibril- 
lation, ventricular tachycardia, atrial fibrillation, asys- 
tole, etc. Upon detecting one of the cardiac events, the 
automatic defibrillator provides appropriate cardiover- 
sion therapy via electrical pacing pulses to the heart 
and/or a countershock to the heart as programmably 
established in the defibrillator by the patient’s physician. 
The implantable automatic defibrillator includes a mi- 
croprocessor and associated digital components such as 
random access memories (RAMS) and read only memo- 
ries (ROMs) to carry out these functions. 
U.S. Pat. No. 4,407,288 by Langer et al. discloses a 
programmable, microprocessor based implantable de- 
fibrillator; the patent is incorporated herein by refer- 
ence thereto. The patent discloses the use of two micro- 
processors, one high speed processor and another low 
power, low speed processor and discloses a scheme for 
recording ECG data. To determine whether a predeter- 
mined event has occurred, the ECG data is loaded into 
a precursor memory via a direct memory access @MA) 
operation. The low power microprocessor monitors the 
ECG data in the precursor memory and a dedicated 
2 
defibrillation activity and stored in the recorded por- 
tions of the RAM during the defibrillation episode. 
Even if no fibrillation episodes (detected cardiac 
events) have occurred since the patient’s last visit to the 
physician, the physician may place a control command 
coil or magnet over the implantable defibrillator to 
instruct the defibrillator to record approximately 70 
seconds of current patient ECG data and then immedi- 
ately transmit that ECG data to the physician’s console 
U.S. Pat. No. 4,223,678 by Langer et al. discloses an 
arrhythmia recorder as part of an implantable defibrilla- 
tor. In this patent, the ECG data is converted from 
15 analog into digital and stored in a first in, first out 
(FIFO) auxiliary memory. When a fibrillation event is 
detected, the auxiliary memory is disabled such that no 
further ECG data is recorded therein and a main mem- 
ory is actuated to record ECG data during the defibril- 
20 lation episode. Thereafter, no further ECG data is re- 
corded in the auxiliary memory and the main memory 
until the physician sends an appropriate command, via a 
command console, to transmit the ECG data from the 
auxiliary memory and the main memory to the console 
The above noted patents do not discuss a hand held 
patient record controller which is actuable by the pa- 
tient and which commands the implantable defibrillator 
to record the current ECG data. 
Because there is a need to establish electronic param- 
eters in the arrhythmia or event detector to properly 
detect varying degrees of cardiac activity, particularly 
when microprocessor based defibrillators are capable of 
35 distinguishing numerous types of events, it is desirous to 
record the ECG signals since the detector parameters 
vary slightly from patient to patient. Also, the defibrilla- 
tors now provide a plurality of pacing modes to be 
delivered to the heart dependent upon the type of event. 
40 The pacing mode programmed by the physician is de- 
pendent upon the previously gathered ECG data by the 
physician. The greater number of treatment modes gen- 
erally requires greater number of parameter settings 
lo via a telemetry communication link. 
25 by way of a telemetry communication link. 
30 
cardiac state evaluation circuit detects the presence of because the physician can establish parameters for the 
an event, such as an arrhythmia, and then generates 45 arrhythmia detector and values for the identification of 
appropriate signals directed towards the low Power the type of event by the microprocessor which triggers 
microprocessor. In the absence Of signals indicating the the delivery of a prescribed treatment to the heart. By 
Occ~rrence of a Predetermined event, the high Powered increasing the modes of treatment, the establishment of 
microprocessor is “asleep.” When an event is detected, to trigger a particular mode is further com- 
the ECG data in the precursor memory is automatically 50 plicated. 
“frozen” therein and the high speed microprocessor is ne patient is in a good position to identify the onset 
“awakened” to pass programmable cardioversion com- of any particular cardiac event, e.g., an arrhythmia. If 
mands to other circuitry in the automatic defibrillator. the parameters in the automatic implantable defibrilla- 
ting the ECG data from the precursor memory. 55 withstanding the patient’s concern, with the appropri- U S. Pat. No. 4,295,474 by Fischell discloses a re- 
corder for an automatic implantable defibrillator; the data’ How- 
most recently detected ECG data is stored or recorded not the and 
in a precusor section of a RAM. If an event occurs, a 60 hence will not apply any treatment but further will not 
second continuous recording of ECG data is started in record the ECG data. In the absence of an ECG record- 
the larger portion of the memory; however, further ing, the defibrillator cannot be “fme tuned” for a pa- 
recording or writing of ECG data into the precusor tient’s particular requirements. Therefore, a simple, 
section or the recorded portions of the RAM is inhib- hand held, patient ECG record controller allows the 
ited until the contents of the RAM is read out via a 65 patient to command the implantable defibrillator to 
telemetry communication link to a physician’s console, record a predetermined amount of recently monitored 
The physician analyzes the ECG data stored in the ECG data whenever the patient feels the onset of a 
precusor memory section immediately preceding the cardiac event. 
A mechanism is described in the patent for Output- tor are properly set, the defibrillator will respond, not- 
ate mode Of treatment and record the 
patent is incorporated herein by reference thereto. The ever* if the parameters have been set inco~ectly, the 
4.625,730 
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OBJECTS OF THE INVENTION 
It is an object of the present invention to provide a 
simple, hand held patient ECG record controller for an 
automatic implantable defibrillator. 
It is a further object of the present invention to store 
or record ECG data as requested by the patient to de- 
termine false negatives. 
It is an additional object of the present invention to 
store ECG data detected over a recent time period in a 
permanent storage region of a RAM without corruption 
of the current sensing of the ECG data and without 
corruption of the recently acquired and stored ECG 
data. 
SUMMARY OF THE INVENTION 
An implantable automatic defibrillator includes sen- 
sors which are placed on or near the patient’s heart to 
detect electrical signals indicative of the physiology of 
the heart. A digital data compression circuit in the im- 
plantable body of the defibrillator converts the sensed 
ECG signals into digital data representative of those 
signals. In one embodiment, a direct memory access 
@MA) controller continually transfers and stores the 
compressed digital signals in a FIFO region of a RAM. 
The DMA controller operates transparently with re- 
spect to a microprocessor which is part of the defibrilla- 
tor. When a heart arrhythmia is detected, an event sig- 
nal command is generated by a detection circuit. The 
microprocessor identifies the arrhythmia and, if appro- 
priate, begins one of several programmable treatment 
modes stored in a ROM. The implantable defibrillator 
includes a telemetry communications circuit for sending 
data outbound from the defibrillator to an external de- 
vice (e.g., a patient controller or a physician’s console) 
and a receiver for sensing at least an externally gener- 
ated patient ECG recording command signal (from the 
patient controller). The microprocessor recognizes the 
patient record command and further recognizes the 
event signal command and directs the DMA to copy the 
previously stored digital signals in the FIFO region of 
the RAM into a “permanent” storage region of the 
RAM. The RAM is divided into different regions, one 
region for recording the ECG data dependent upon the 
receipt of the patient record command and other re- 
gions for storing ECG data upon identification of a 
cardiac event. Further, the microprocessor includes 
means for actuating the transmitter to effect the out- 
bound transmission of data from the RAM. 
BRIEF DESCRIPTION OF THE DRAWINGS 
The subject matter which is regarded as the invention 
is particularly pointed out and distinctly claimed in the 
concluding portion of the specification. The invention, 
however, together with further objects and advantages 
thereof, may best be understood by reference to the 
following description taken in connection with the ac- 
companying drawings in which: 
FIG. 1 is a functional block diagram of the automatic 
implantable defibrillator; 
FIG. 2 is a detailed functional diagram of the patient 
controller and the communications section of the im- 
plantable defibrillator; 
FIG. 3 is a logic block diagram of a portion of the 
defibrillator showing among other things the DMA 
controller, the microprocessor, ROM, and RAM; 
FIG. 4 is the logic diagram for the “go to sleep” logic 















FIG. 5a is a graphic illustration of the RAM parti- 
FIG. 5b is a graphic illustration of the FIFO region in 
tions; and 
the RAM. 
DETAILED DESCRIPTION OF THE 
INVENTION 
This invention relates to an automatic implantable 
defibrillator which records or stores ECG data depen- 
dent, in part, on a patient ECG record controller. 
FIG. 1 illustrates, schematically, an automatic im- 
plantable defibrillator 10 surgically implanted beneath 
the skin 12 of a patient. Electrodes 14 may include atrial 
and ventricular bipolar electrodes and transcardiac 
patch electrodes. US. patent application Ser. No. 
478,038, filed Mar. 23, 1983, and assigned to the assignee 
of the present invention, describes bipolar electrodes. 
Generally, electrodes 14 are placed on or in the proxim- 
ity of the patient’s heart (not shown) to detect electrical 
signals indicative of the physiology of the heart. Herein- 
after, such electrical signals are referred to as electro- 
cardiogram signals or ECG signals or data. 
An electronic interface 16 couples the encased defib- 
rillator 10 with electrodes 14. Interface 16 links the 
implanted electrodes 14 to the implanted defibrillator 
10. As recognized by persons of ordinary skill in the art, 
defibrillator 10 is encased in a container (not shown) 
which hermetically seals the components of the defibril- 
lator from the patient’s bodily fluids. Generally, inter- 
face 16 protects the electronic components from volt- 
age induced by the heart after application of counter- 
shock pulses from the defibrillator or protects the elec- 
tronics from any externally applied electric potential. 
The analog ECG signals are applied to signal condi- 
tioner 18 which amplifies the ECG waveform to a level 
complementary to the balance of the electronic compo- 
nents. The conditioned ECG signal is applied to a digi- 
tal data compression circuit 20 which generates a digital 
seguence of bits for storage in the FIFO. In one embodi- 
ment, the data compression circuit uses delta modula- 
tion as described in U.S. patent application Ser. No. 
502,499, filed June 9, 1983, assigned to the assignee of 
the present invention; the patent application is incorpo- 
rated herein by reference thereto. The digital data com- 
pression circuit 20 converts the conditioned, analog 
ECG signal into digital signals representative of the 
physiology of the patient’s heart. 
The digital signals from compression circuit 20 are 
stored in a FIFO region in RAM 22 by operation of 
DMA memory control 24. As will be described later, 
DMA control 24 operates transparently with respect to 
the operation of microprocessor 26. As shown in FIG. 
1, microprocessor 26 also has access to RAM 22. 
In one embodiment, microprocessor 26 is an RCA 
1802. The microprocessor executes a plurality of in- 
struction sets or programs stored in ROM 28. 
Arrhythmia detector 32 continuously monitors the 
flow of ECG data through signal conditioner circuit 18 
and generates an event command signal which is recog- 
nized by microprocessor 26. In one embodiment, ar- 
rhythmia detector 32 generates the following informa- 
tion which is accessible by the microprocessor: period 
of each R-R interval; period of each P-P interval; the 
integrated probability density function count; the R 
wave peak; P wave peak; declaration of an asystole; and 
notification of a non-physiologic heart rate. Function- 
ally, arrhythmia detector 32 tests this information and 
other ECG data against pre-programmed parameters or 
5 
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thresholds and notifies the microprocessor of the occur- 
rence of each cardiac event. As stated earlier, defibrilla- 
tor 10 is programmable such that the physician estab- 
lishes parameters that are appropriate for the given 
patient, to trigger the delivery of modes of treatment 5 
such as pacing pulses or countershocks to the patient’s 
heart. Therefore, microprocessor 26 sets some thresh- 
old detection parameters within arrhythmia detector 32. 
As will be described later, microprocessor 26 is 
“asleep” or temporarily disabled in the absence of ab- 10 
normal cardiac activity, communications link or other 
component interrupts, but arrhythmia detector 32 con- 
tinuously monitors flow of ECG data passing through 
the signal conditioner circuit 18. 
mia detector 32, the microprocessor is awakened and 
begins execution of programs or instruction sets stored 
in ROM 28. In one embodiment, microprocessor 26 
further determines or confirms the presence of cardiac 
event and the significance of that event. If necessary, 20 
microprocessor 26 commands pacer/countershock gen- 
erator 34 to deliver pacing pulses or countershocks, via 
interface 16 and electrodes 14, to the heart. The pacer/- 
countershock generator 34 passes to microprocessor 26 
various information on the illustrated data line. As is 25 
recognized by persons of ordinary skill in the art, the 
countershock generator is coupled to a battery 30 be- 
cause the generator includes a capacitor which must be 
charged prior to the delivery of the countershock to the 
patient’s heart. 30 
Microprocessor 26 also controls alarm generator 40 
which provides, in one embodiment, a sonic alarm to 
alert the patient of the following items: a deteriorating 
battery level; the application of an external magnet 
control; when the event history table is filled or the 35 
ECG RAM recording regions are full. 
The telemetry communications portion of defibrilla- 
tor 10 includes telemetry transmitter 42, rectifier 44, 
command receiver 46, command decoder 47 and trans- 
mission coil 48. A clock system run/idle circuit 50 is 40 
coupled to one of the outputs of command decoder 47. 
A patient controller 60 communicates with the teleme- 
try communications section of defibrillator 10 through 
skin 12 and the casing, not shown, surrounding defibril- 
lator 10. 45 
FIG. 2 illustrates a detailed functional schematic of 
the communications section 62 of the defibrillator and 
the detailed functional schematic of patient controller 
60 external to skin 12 of the patient. In one embodiment, 
coil L1 and capacitor C1 comprise a resonant circuit 50 
having a central frequency located approximately at the 
median frequency (on a logrithmic scale) between 5 1.2 
kHz and 48.0 kHz. Coil L1 is a three inch diameter coil 
which is excited with a 30-volt peak to peak drive volt- 
age. An inductive link is established between coil L1 in 55 
patient controller 60 and coil L2 in communications 
section 62 of the defibrillator. Coil L2 is a 200 turn coil 
which allows establishment of the inductive communi- 
cations link at approximately a range of up to three 
inches. Patient controller 60 emits a frequency shift 60 
keyed (FSK) field generated at 48.0 or 51.2 kHz. Oscil- 
lators 64 and 66 are switchably coupled via control 
switch 68 to amplifier 70. In one embodiment, amplifier 
70 is a power driver class C amplifier generating the 30 
volts peak to peak for the resonant circuit L1, C1. A 65 
battery or power source is not shown in patient control- 
ler 60 but some type of power source is necessary for 
the circuitry. 
After a predetermined event is detected by arrhyth- 15 
6 
Switch 68 is controlled by control electronics 70 
which actuates the switch to apply either the 51.2 W z  
or the 48.0 kHz FSK signal to the resonant circuit L1, 
C1. Line 72 coupling control electronics 71 to amplifier 
70 establishes the mark bit for the inbound synchronous 
data transmission from patient controller 60 to commu- 
nication section 62 of the defibrillator. The designations 
“inbound” and “outbound” communications data flow 
are taken from the perspective of the implantable defib- 
rillator. Control electronics 71 is actuated by patient 
input 74 which could be a pushbutton or any easily 
operated patient actuated device. 
The outbound data transmission is detected by reso- 
nant circuit L1, C1 and a filter and amplifier circuit 76 
filters out the carrier frequency from the signal sent by 
communication section 62. As will be described later, 
that outbound data transmission is amplitude modulated 
(AM) at a 51.2 kHz frequency. Filter and amplifier 76 
produce a square wave on line 78 which is fed to coher- 
ent discriminator 80 (similar in nature to an envelope 
detector) which generates a serial data bit stream at 400 
bps (400 bits per second). 
If the occasion arises that the patient feels a cardiac 
event is occurring, the patient brings controller 60 to 
within 3 inches of the implanted defibrillator. After 
actuation of patient input 74, control electronics 71 
transmits an FSK signal at 534 bps which is designated 
the telemetry mode or TM signal. Patient controller 60 
initially sends a bit mark by turning off amplifier 70 to 
signify the beginning of the synchronous data communi- 
cation session. Thereafter, switch 68 is actuated at a rate 
corresponding to 534 bps and the FSK signal is induc- 
tively picked up by coil L2. In communications section 
62, coil L2 is coupled to receiver 90 and rectifier 92 and 
CMOS transistor 94. Rectifier 92 converts the energy in 
coil L2 and supplies power to the telemetry transmitter 
96 and receiver 90. Therefore, the energy transmitted 
via the inductive link between resonant circuit L1, C1 
and coil L2 is utilized to power substantially all of the 
components in communications section 62 of the defib- 
rillator. Rectifier 92 also generates a clock request for 
clock 110 to apply clocking pulse to the transmitter and 
to the receiver during the communications session. 
After the mark bit in the telemetry TM mode, patient 
controller 60 sends a request status signal to communi- 
cations section 62 inquiring about the status of the defib- 
rillator, Le., is the defibrillator in a “run” mode or in a 
“idle” mode? The run mode signifies defibrillator 10 is 
operating by continuously detecting and monitoring 
ECG data. In contrast, the idle mode occurs when 
defibrillator 10 is “off’ or in a “shelf state” wherein the 
ECG data is not being continuously monitored. As is 
recognized by persons of ordinary skill in the art, defib- 
rillator 10 can be programmed to automatically revert 
to the idle mode when a fault occurs either in the soft- 
ware, hardware or firmware of the device. 
Receiver 90 is a digital discriminator which primarily 
counts zero crossings of the carrier signal to decode the 
data obtained via coil L2. The high speed data 534 bps 
stream is applied to the run/idle command decoder 
which is functionally illustrated as command decoder 
47 in FIG. 1 and is associated with clock rudidle cir- 
cuit 50 in that Figure. Although FIG. 2 shows the 400 
bps data line coupled to the microprocessor and the 534 
bps data line coupled to the run/idle command decoder, 
it is recognized that command decoder 47 in FIG. 1 
essentially applies the slower data stream to a data bus 




dently decodes or processes the higher speed data. The sor 126 accordingly. Phase lock loop (PLL)/divider 
command decoder transparently operates on the higher 136 is utilized to generate various clocking pulses and is 
speed data with respect to the balance of the defibrilla- also utilized to put the microprocessor 126 to sleep as 
tor circuitry. Therefore, the run/idle command decoder will be discussed later. Communications block 138 is 
is not significantly affected by the operation of micro- 5 coupled to coil board 140 and both generally come- 
processor 26 and other associated circuitry and acts as spend to communications section 62 discussed above 
the ultimate “on/off switch for the implantable device. with respect to FIG. 2. As recognized by persons of 
The COmmnd decoder responds to the request status ordinary skill in the art, FIG. 3 is a greatly simplified 
signal by sending the appropriate return TM code signal logic diagram of this system. Only the major compo- 
via telemetry transmitter % by shorting Out transistor 10 nents and the important interconnections therebetween 
94 and changing the inductive L1 are identified to enable one of ordinary skill in the art to 
and L2. This change of the inductive coupling between practice the present invention. F~~ example, DMA 
particular frequency exciting coil L1. When controller dress generators 144 which facilitate the of 
60 is not transmitting, the excitation frequency of 51.2 15 ECG data from the digid data compression circuit 20 
kHz from oscillator 66 is applied to coil L1. When pa- (FIG. 1) into the FIFO region 146 of RAM 130 2) tient controller 60 detects the return status TM signal ne control registers 142 in DMA controller moni- from communications section 62, control electronics 71 tor the ECG data transfer, whereas the address genera- then shifts into the slower transmission bit rate of 400 tors identify the storage locations in the RAM. Also, bps by sending a stop TM command at the 537 bps volts. 20 
Substantially simultaneously to this operation address generators 144 and control registers 142 facili- 
processor 26 is awakened if the microprocessor has permanent memory regions Or 150 as prescribed by 
been asleep as will be described later. microprocessor 126. 
DMA controller 124 includes a register holding the 
transmits at 400 bps a message formatted as follows: DMA controller control word: DMAC(W), and an- 
other register holding the DMA controller status word: 
DMAS(R). 
between 
the coils provides an amplitude modulated signal at the controller 124 includes control registers 142 and ad- 
communications section 62 of the status data, micro- tate the transfer Of data from region 146 
Control electronics 71 in patient controller 60 then 25 
FFH . . . provides freq. sync. for subcarrier 
AAH , . . synchronization character and bit sync. 
Message body length minus one 
Message body 
30 DMA Controller Control Word D M A C O  
Bits Function 
0-3 Number of blocks to be 
transferred. 
Longitudinal panty 4 Set to latch FIFO 
35 pointer. Cleared 
by hardware. 
of parameters for pacing 
unit. 
Set to clear the transfer 
completed bit in the 
DMAS. Cleared by hardware. 
Set to enable loading of 
number of blocks to be 
transferred (bits 0-3 
above). Cleared by the 
microprocessor. 
To insure that a particular patient controller only 
interacts with a specific defibrillator, the controller 
sends a special command or device code signal unique 
to both the controller and the defibrillator. The device 
code can be part of or can be separate from the patient 40 
ECG record command in the message body. 
The length of the message body, sent inbound to 
defibrillator 10, is limited to 32 bytes. As will be de- 
scribed later, each byte of data received defibrillator 10 
is parity checked (lateral check) and each complete 45 
message block is longitudinally parity checked to en- 
sure the integrity of the data transmission. As is recog- 
nized by persons of ordinary skill in the art, command 
decoder 47 in FIG. 1 could include certain control 
5 Set to request transfer 
6 
7 
DMA Controller Status Word DMAS(R) 
registers, and data registers and comparators which 50 Bits Function 
would check for the presence of the device code. Alter- 
natively, this type of code check could be accomplished 
ROM 28 upon detection of the establishment of a com- 
munications link. It should be appreciated that the in- 55 
tegrity of the data transmission is critical since faulty 
0-3 Number of blocks 
remaining to transfer. 
4 Set to indicate FIFO 
pointers are equal. 
5 Echoes bit 5 in DMAC. 
6 Set to indicate completion 
of FIFO transfer. Cleared 
by microprocessor. 
Echoes bit 7 in DMAC. 
by microprocessor 26 executing certain programs in 
7 transmission or an improper association between one type of patient controller with another type of defibril- 
lator could result in the failure of the defibrillator to 
record the recently acquired ECG data in RAM 22. 
FIG. 3 is a logic level functional diagram showing the 
various components utilized in the defibrillator to re- 
cord or store the ECG data. Data bus 120 and address 
bus 122 link DMA controller 124, microprocessor 126, 
ROM 128, and RAM 130. A synchronous receiver 65 generates an ADMA request (ADMA RQST) signal. 
transmitter (SRT) 132 is coupled to data bus 120. Inter- 
rupt controller 134 prioritizes the various interrupts 
generated in the defibrillator and notifies microproces- 
60 The digital data compression circuit 20 includes a 
shift register (designated SR in FIG. 3) which is loaded 
with the compressed ECG digital data. This shift regis- 
ter may be characterized as a DMA port. When the shift 
register is full with a byte of ECG data, the register 
At this point, a discussion of the two modes of opera- 
tion of microprocessor 126, e.g., awake and asleep, is 
necessary. To reduce the power reguirements of the 
4,625,730. 
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defibrillator, microprocessor 126 is put asleep such that FIG. 56 graphically illustrates the FIFO as a longitu- 
the microprocessor only draws quiescent power from dinal region 168 wherein each ECG byte of data is 
the battery 30 in defibrillator 10. U.S. Pat. No. stored successively and continuously from left to right. 
4,545,030, entitled “Synchronous Clock Stopper for The most recent ECG data is immediately stored in 
Microprocessor” and assigned to the assignee of the 5 byte A to the left of ECG FIFO Pointer Counter arrow 
present invention, discusses in detail the asleep and and the oldest ECG data byte Z is located to the right 
awake modes for the microprocessor; the patent is in- of the ECG FIFO Pointer Counter mow.  As DMA 
corporated herein by reference thereto. controller 124 enables the shift register by the ADMA 
Generally, microprocessor 126 is put asleep by inhib- STRB signal to Place the data on data bus 120 and 
iting the CPU clock pulses supplied thereto. In FIG. 4, 10 enables RAM 130 via DMA EN Si?@ to accept that 
a 12.8 kHz clock pulse is applied to phase lock loop data, the oldest data byte z is overwritten with the most 
(PLL) frequency multiplier 152 as well as to flip-flop detected ECG data byte and ECG 
154 at input B. DMA controller 124 (FIG. 3) includes pointer counter is incremented, i.e., the arrow moves to 
circuitry to determine whether any events have oc- the fight. At the right end of the FIFO, the ECG FIFO 
curred which require microprocessor 126 to be awak- 15 Pointer Counter is wrapped around and the arrow 
ened. the absence of those predete-ned events, would be left justified with respect to longitudinal re- 
DMA controller 124 generates a PLL INH (phase lock gion 167* 
loop inhibit) signal which is applied to PLL frequency When a predetermined cardiac event is indicated by 
136 in FIG. 3) and is also applied to the select input of 20 sent to interrupt controller 134 which (1) is detected by 
processor 126, and (2) is applied to microprocessor 126 its the CPU clock pulses from being applied to micro- in a prioritized fashion by interrupt controller 134 as is processor 126 via PLL frequency multiplier 152. As well known by persons of ordinary skill in the art. Gen- 
during phase processor 126 activates pacer/countershock generator 
zero of its instruction cycle. That phase is detected at 34 to apply pacing pulses or a countershock to the heart the A input of switch 154. The output of switch 154 is as prescribed by programs stored in ROM 128. After 
multiplier 152 in FIG. 4 (see PLL INH to PLL/divider 
switch 154. The presence of the PLL INH signal inhib- DMA 124 and to wake micro- 
arrhythmia detector 32, an intempt is generated and 
described in the cited patent aPP1i- 25 erally, after identification of the event, micro- 
microprocessor 126 goes to 
to One input Of AND gate 156* The Other input execution of other priority matters, the contents of 
Of AND gate 156 is coup1ed to latch 158 which in turn 30 FIFO 146 will be block transferred or copied under 
receives the ADMA RQsT Signal from the shift DMA control into one of the 16 regions (e-g., region 
ter in the data compression circuit 20. AND gate 156 of uM 130 to preserve a record of 
generates an ADMA STRB (ADMA signa1 the heart’s activity prior to and during the application 
which is also fed to the reset input of latch 158. There- of the prescribed treatment. ms DMA transfer be- 
fore, the ADMA STRB signal will be generated either 35 tween FIFO 146 and one of the 16 regions is substan- 
with respect to the phase zero when the microprocessor 
is awake. Returning to the operation of the patient commanded 
is 40 ECG recording, after the telemetry mode communica- 
applied to the shift register in the data compression tions transfer between patient controller 60 and commu- 
circuit 20 which enables the register to place its con- nications section 26 (FIG. 2) and upon sensing the pres- 
tents on data bus 120. As is recognized by Persons of ence of the FSK signal from patient controller 60, com- 
ordinary skill in the art, the DMA transfer of data Over munications board 138 generates a camer detect (CAR 
data bus 120 Occurs transparently with respect to the 45 DET) interrupt for interrupt controller 134 and the 
Operation Of miCrOprOCeSSOr 126. In this PaItiCUlar em- synchronous receiver transmitter SRT 132. The pres- 
bodiment, the DMA transfer of the ECG data into ence of a carrier detect interrupt receives high priority 
FIFO 146 of RAM 130 Occurs during Phase Zero of the in the interrupt controller 134 and microprocessor 126 
instruction cycle Of microprocessor 126 or when the is awakened by DMA controller 124 changing the state 
microprocessor is asleep and the address and data busses 50 of pLL INH and by the direct application of cpu clock 
are in a high impedance state. SubStantially sim.~lta- pulses to microprocessor 126 by PLL/divider 136. 
neous to the placement of data on the data bus 120 by Briefly, the line labeled RUN from communications 
the shift register, DMA controller 122 generates a board 138 to PLL/divider 136 and interrupt controller 
DMA EN signal directed to RAM 130 to enable the 13 corresponds to clock system run/idle circuit 50 in 
RAM to accept the byte of ECG data. DMA controller 55 FIG. 1 and its state determines the run/idle status of the 
124 includes an ECG FIFO pointer counter which is device. 
incremented on the trailing edge of ADMA S m  to SRT 132 is an 8 bit plus odd parity, half duplex, 400 
point to the next available location in FIFO 146. This baud, synchronous serial communications I/B port. It is 
pointer counter is truncated to eight bits so that it wraps capable of recognizing and synchronizing to a “Sync” 
around on overflow. 60 carrier (AAH); detecting various error conditions such 
In this embodiment, FIFO 146 holds 256 bytes of as overflow, underflow, and parity errors; double buff- 
ECG data. FIG. 5a presents a functional diagram of ering the data; and through I/O mapped registers and 
RAM 130 showing FIFO 146, section 160 which in- an error event flag, sending and receiving data and 
cludes 16 regions of 256 bytes each for the permanent monitoring the status of the SRT and the status of the 
storage or recording of events or patient designated 65 CAR DET line from communications board 138. As an 
ECG data (which includes regions 148 and 150); history initial check for the integrity of the data received via 
table 162; ECG catalog 163; countershock log 164; the communications link, SRT 132 checks the lateral 
housekeeping region 166, and miscellaneous region 167. parity of each received byte. 
in section 
synchronously with respect to the 12.8 kHz clock pulse 
when the microprocessor is asleep or synchronously 
tially similar to the DMA transfer when a patient record 
command is sent via patient controller 60 to &fibrilla- 
tor 10 which will be described later. 




When.a byte is received, a DATA INT (data inter- 
rupt) is generated for interrupt controller 134. Micro- 
processor 126 responds accordingly and processes that 
received data byte through data bus 120 to various 
other components. The message body of the transmitted 5 
data from the patient controller 60 is set not to exceed 
32 bytes in length. After the receipt of the total message 
from patient controller 60, microprocessor 126 checks 
the longitudinal parity of the entire message sent from 
The received message is appropriately stored by mi- 
croprocessor 126 in, e.g., RAM section 167. After mi- 
croprocessor 126 has confirmed the integrity of the 
patient ECG record command sent from patient con- 
troller 60, a DMA transfer copies the ECG data from 15 
FIFO 146 into a particularly designated region of the 16 
regions 160 in RAM 130. This DMA transfer is a block 
transfer of 256 bytes of ECG data occurring in consecu- 
tive instruction cycles of the microprocessor. Micro- 
processor 126 includes a register RO which is loaded 20 
with the base address of the destination while DMA 
controller 124 contains the ECG FIFO Pointer Counter 
or source address. Thereafter, the microprocessor and 
DMA controller 124 cooperate to copy the contents of 
FIFO 146 into the designated region in RAM 130. In 25 
this embodiment, 10.24 seconds of ECG data are perma- 
nently stored in RAM 130. 
DMA controller 124 makes available a byte of data 
from FIFO 146 (through a register) to the bus 120 such 
that microprocessor 126 can copy that data into region 30 
148 and simultaneously increment register RO such that 
the next oldest ECG byte of data is copied into region 
148. After the DMA transfer or copy operation is com- 
plete, DMA controller 12 signifies such completion by 
changing the state of DMA IN line coupled to micro- 35 
processor 126. As is recognized by persons of ordinary 
skill in the art during this DMA process, the micro- 
processor program is put “on hold” or suspended, 
hence, the microprocessor need not store the parame- 
As stated earlier, ECG data is also transferred via 
DMA controller 124 after the detection of a predeter- 
mined cardiac event such as a particular arrhythmia. 
Microprocessor 126 has set aside certain of the 16 re- 
gions in sector 160 (see FIG. sa) for each unique event, 45 
e.g., a patient record event, selected arrhythmias such 
as ventricular fibrillation, ventricular tachycardia, etc. 
The programs in ROM 128 executed by microprocessor 
126 are designed not to overwrite any unique recorded 
event stored in the RAM regions. 
Additionally, microprocessor 126 places data in an 
ECG catalog 163 such as: date and time of event; elec- 
trode signal levels at the beginning and end of the re- 
cording; and reason for the recording. Event history 
table 162 stores the following data: data and time of the 55 
event; current diagnosis of the arrhythmia by micro- 
processor 126; current mode of treatment. Counter- 
shock log 164 includes data such as the energy level of 
the countershock; the battery current; battery voltage; 
charge time of the capacitor in the countershock gener- 60 
ator; and discharge time of the capacitor. RAM 130 
may also include other logs such as the alarm log which 
keeps track of the date, time and reason for actuation of 
alarm generator 40. 
physician’s console at an appropriate time and place. 
The physician’s console includes substantially all of the 
items described with respect to patient controller 60, 
patient controller 60. 10 
ters of the suspended program. 40 
50 
The ECG data stored in RAM 30 is read out to a 65 
I& 
however the physician’s console obtains the 400 bps 
data stream from coherent discriminator 80 and further 
processes that data to determine the contents of RAM 
130. The outbound data transfer from defibrillator 10 is 
limited to a message body of 256 bytes in length. The 
data transfer occurs by microprocessor 126 obtaining a 
byte of data from RAM 130 and placing the byte on 
data bus 120 and enabling SRT 132. The outbound data 
transfer is accomplished byte by byte by the micro- 
processor 126. After the readout of the RAM, the physi- 
cian can “clear” the memory such that the defibrillator 
can record and store more events as described above. 
The claims appended hereto are meant to encompass 
all modifications apparent to persons of ordinary skill in 
the art. One of those modifications is, rather than copy- 
ing FIFO 146 into region 148 of RAM 130, DMA con- 
troller 124 would simply transfer the address of FIFO 
146 such that FIFO region 146 would be changed to 
permanent storage region 148 and another region would 
be designated as FIFO. Also, the DMA transfer could 
occur by cycle stealing the instruction cycles from mi- 
croprocessor 126 rather than operating transparently 
with respect to the microprocessor as discussed herein. 
The claims are meant to cover all such modifications. 
We claim: 
1. An implantable automatic defibrillator capable of 
recording electric signals indicative of the physiology 
of a patient’s heart upon detection of predetermined 
events and upon detection of an externally generated 
patient ECG recording command signal comprising: 
an internal means for sensing said electrical signals 
indicative of the physiology of said patient’s heart; 
an implantable device receiving said electrical signals 
including: 
means for converting said electrical signal into digital 
signals representative of said physiology of said 
patient’s heart; 
a memory means having a plurality of designated 
regions, a first region designated to continuously 
store a first group of digital signals representing the 
current heart physiology sensed over a recent time 
period, a second region designated to permanently 
store a second group of digital signals derived from 
said first group of digital signals previously stored 
in said first region; 
a direct memory access controller having means for 
transferring said digital signals on a continuous 
basis from said means for converting to said first 
region of said memory means and for updating said 
first group of digital signals, and having means for 
copying and permanently storing said first group of 
digital signals concurrently in said second region of 
said memory means as said second group of digital 
signals upon receipt of a transfer command; 
means for detecting a plurality of predetermined 
physiological heart events and for generating an 
event signal command, the detecting means moni- 
toring said digital signals from said means for con- 
verting; 
a transmitter means for converting and sending data 
representative of said second group of digital sig- 
nals externally outbound from said implantable 
device; 
a receiver means for sensing the presence of said 
externally generated patient ECG recording com- 





means for the controlled delivery of electrical pulses 
to stimulate said patient’s heart, based upon said 
physiology of said patient’s heart; 
a microprocessor coupled to said memory means, said 
means, said transmitter means, said receiver means, 
and said means for delivering, said microprocessor 
controlling said means for delivering, said micro- 
processor having: 
means for recognizing said patient record command 
said transfer command such that said direct mem- 
ory access controller permanently stores said first 
group of digital signals in said second region of said 15 
memory means as said second group of digital 
signals; and 
means for actuating said transmitter means to effect 
the outbound transmission of data representative of 
said second group of digital signals. 
2. An implantable automatic defibrillator as claimed 
in claim 1 wherein said microprocessor includes means 
for assisting said direct memory access controller dur- 
ing the permanent storage of said first group of digital 
signals into said second region, and includes means for 
determining the type of predetermined event and means 
for designating which region of said plurality of regions 
in said memory means will permanently store said first 
group of digital signals from said first region. 
3. An implantable automatic defibrillator as claimed 
in claim 2 wherein said microprocessor includes means 
for overwriting said second group of digital signals in 
the region designated for one type of predetermined 
event to store the most recent events or other hierarchy 35 
of events. 
4. An implantable automatic defibrillator as claimed 
in claim 3 wherein said first region of said memory 
means is a FIFO region, and direct memory access 
controller transfers data into said FIFO region. 
5. A patient controlled implantable automatic defib- 
rillator capable of recording electrical signals indicative 
of the physiology of a patient’s heart upon detection of 
predetermined events and upon actuation by the patient 
comprising: 
means for converting said electrical signals into digi- 
tal signals representative of said physiology of said 
patient’s heart; 
a memory ~ ~ ~ a n s  h ving a Plurality of designated 
store a first group of digital signals representing the 
current heart physiology sensed over a recent time 
period, a second region designated to permanently 
store a second group of digital signals derived from 
said first group of digital signals previously stored 
in said first region; 
transferring said digital signals on a continuous 
basis from said means for converting to said first 
region of said memory means and for updating said 
first group of digital signals, and having means for 
copying and permanently storing said first group of 
digital signals concurrently in said second region of 
said memory as said second group of digital signals 
means upon receipt of a transfer command; 
means for detecting a Plurality of Predetermined 
physiological heart events and for generating an 
event signal command, the detecting means moni- 
toring said digital signals from said means for con- 
a transmitter means for converting and sending data 
representative of said second group of digital sig- 
nals externally outbound from said implantable 
device; 
a receiver means for sensing the presence of said 
recording command signal and for generating a 
patient record command; 
means for the controlled delivery of electrical pulses 
to stimulate said patient’s heart; 
a microprocessor being coupled to said memory 
means, said direct memory access controller, said 
detecting means, said transmitter means, said re- 
ceiver means and said means for delivering, said 
microprocessor controlling said means for deliver- 
direct memory access controller, said detecting 5 regions, a first region designated to continuously 
10 




40 ing, said microprocessor having: 
for said patient record 
and said event signal command and for generating 
said transfer command such that said direct mem- 
ory access controller stores said first group of digi- 
tal signals in said second region of said memory 
means as said second group of digital signals; and 
means for actuating said transmitter means to effect 
the outbound transmission of data representative of 
said second group of digital signals. 
6. An implantable automatic defibrillator as claimed 
in claim 5 wherein said recording command signal in- 
cludes a device code unique to said implantable device, 
and said microprocessor including means for confirm- 
ing said device code unique thereto before generating 
45 
a patient actuated controller having: 
a patient input means; 
means for generating a recording command signal 




means for transmitting said recording command Sig- 
an implantable device receiving said electrical signals 
means for sensing said electrical signals indicative of 55 said transfer command. 
the physiology of said patient’s heart; * * * * *  
60 
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